
EE 330 Lecture 32

Basic Amplifiers

Analysis, Operation, and Design
 Cascaded Amplifiers
 High Gain Amplifiers

Exam Schedule

Exam 2 will be given on Friday March 11 Exam 3 will be given on Friday April 15




As a courtesy to fellow classmates, TAs, and the instructor

Wearing of masks during lectures and in the laboratories for this course would be appreciated irrespective of vaccination status

Review Previous Lecture

Basic Amplifier Structures



Common Source or Common Emitter

Common Gate or Common Base

Common Drain or Common Collector

BJT			MOS			
Output	Input	Common	Output	Input	ommon	
С	В	E	D	G	S	
С	Е	В	D	S	G	
E	В	С	S	G	D	


Objectives in Study of Basic Amplifier Structures

1. Obtain key properties of each basic amplifier

C

2. Develop method of designing amplifiers with specific characteristics using basic amplifier structures


The three basic amplifier types for both MOS and bipolar processes



Will focus on the performance of the bipolar structures and then obtain performance of the MOS structures by observation

Review From Previous Lecture Two-Port Models of Basic Amplifiers widely used for Analysis and Design of Amplifier Circuits

Methods of Obtaining Amplifier Two-Port Network




2. Write $v_1 : v_2$ equations in standard form

 $v_1 = i_1 R_{IN} + A_{VR} v_2$ $v_2 = i_2 R_0 + A_{V0} v_1$

- 3. Thevenin-Norton Transformations
- 4. Ad Hoc Approaches

Any of these methods can be used to obtain the two-port model

Review From Previous Lecture Common Source/ Common Emitter Configurations




Characteristics:


- Input impedance is mid-range (infinite for MOS)
- Voltage Gain is Large and Inverting
- Output impedance is large
- Unilateral
- Widely used to build voltage amplifiers

Review From Previous Lecture Common Source/Common Emitter Configuration

Widely used CE application (but also a two-port)




Review From Previous Lecture Two-port model for Common Collector Configuration



- Input impedance is mid-range (infinite for MOS)
- Voltage Gain is nearly 1
- Output impedance is very low
- Slightly non-unilateral (critical though in increasing input impedance when R_E added)
- Widely used as a buffer


Review From Previous Lecture Common Collector/Common Drain Configurations



transconductance is small


Input impedance is very large

Consider Common Base/Common Gate Two-port Models



- Will focus on Bipolar Circuit since MOS counterpart is a special case obtained by setting $g_{\pi}=0$
 - Will consider both two-port model and a widely used application


Two-port model for Common Base Configuration



 $\{R_{iX}, A_{V0}, A_{V0r} \text{ and } R_{0X}\}$

Two-Port Models of Basic Amplifiers widely used for Analysis and Design of Amplifier Circuits

Methods of Obtaining Amplifier Two-Port Network




1. v_{TEST} : i_{TEST} Method



- 2. Write $v_1 : v_2$ equations in standard form $v_1 = i_1 R_{IN} + A_{VR} v_2$ $v_2 = i_2 R_0 + A_{V0} v_1$
- 3. Thevenin-Norton Transformations
- 4. Ad Hoc Approaches

Two-port model for Common Base Configuration




$$\mathbf{i}_{1} = \mathbf{v}_{1}g_{\pi} + (\mathbf{v}_{1} - \mathbf{v}_{2})g_{0} + g_{m}\mathbf{v}_{1}$$
$$\mathbf{i}_{2} = (\mathbf{v}_{2} - \mathbf{v}_{1})g_{0} - g_{m}\mathbf{v}_{1}$$

These can be rewritten as

 $\boldsymbol{v}_2 = \left(\frac{1}{g_0}\right)\boldsymbol{i}_2 + \left(1 + \frac{g_m}{g_0}\right)\boldsymbol{v}_1$

 $\boldsymbol{\mathcal{V}}_1 = \left(\frac{1}{g_m + g_\pi + g_0}\right)\boldsymbol{i}_1 + \left(\frac{g_0}{g_m + g_\pi + g_0}\right)\boldsymbol{\mathcal{V}}_2$

Standard Form for Amplifier Two-Port




 v_1 : v_2 equations in standard form


It thus follows that:

$$\mathsf{R}_{\mathsf{iX}} = \frac{1}{g_m + g_\pi + g_0} \cong \frac{1}{g_m} \qquad \mathsf{A}_{\mathsf{VOr}} = \frac{g_0}{g_m + g_\pi + g_0} \qquad \mathsf{A}_{\mathsf{VO}} = 1 + \frac{g_m}{g_0} \cong \frac{g_m}{g_0} \qquad \mathsf{R}_{\mathsf{oX}} = \frac{1}{g_0}$$

Two-port model for Common Base Configuration




Two-port model for Common Base Configuration




- Characteristics:
- Input impedance is low
- Voltage Gain is Large and noninverting
- Output impedance is large
- Slightly nonunilateral
- Widely used to build voltage amplifiers

Common Base Configuration




Common Base Configuration


Consider the following popular CB application (this is not asking for a two-port model for this CB application $-R_{in}$ and A_V defined for no load on output, R_o defined for short-circuit input) v_{IN} (



Alternately, this circuit can also be analyzed directly with BJT model




By KCL at the output node, obtain $(g_{C}+g_{0})\mathcal{V}_{0}=(g_{m}+g_{0})\mathcal{V}_{in} \longrightarrow A_{V} = \frac{g_{m}+g_{0}}{g_{C}+g_{0}} \cong g_{m}R_{C}$ By KCL at the emitter node, obtain $i_{1}=(g_{m}+g_{\pi}+g_{0})\mathcal{V}_{in}-g_{0}\mathcal{V}_{out} \longrightarrow R_{in}=\frac{g_{0}+g_{C}}{g_{C}(g_{m}+g_{\pi}+g_{0})+g_{\pi}g_{0}} \cong \frac{1}{g_{m}}$ $R_{out}=\frac{R_{C}}{1+g_{0}R_{C}} \cong R_{C}$



Characteristics:


- Output impedance is mid-range
- A_{V0} is large and positive (equal in mag to that to CE)
- Input impedance is very low
- Not completely unilateral but output-input transconductance is small

Common Base/Common Gate Application




- Output impedance is mid-range
- A_{V0} is large and <u>positive</u> (equal in mag to that to CE)
- Input impedance is very low
- Not completely unilateral but output-input transconductance is small

The three basic amplifier types for both MOS and bipolar processes




- Have developed both two-ports and a widely used application of all 6
- A fourth structure (two additional applications) is also quite common so will be added to list of basic applications




Common Emitter with Emitter Resistor Configuration Application

(this is not a two-port model for this CE with R_E application)



Common Emitter with Emitter Resistor Configuration Application

(this is not a two-port model for this CE with R_E application)




It can also be shown that

$$R_{in} \cong r_{\pi} + \beta R_{E}$$
$$R_{out} \cong R_{C}$$

Nearly unilateral (is unilateral if $g_0=0$)

Common Emitter with Emitter Resistor Configuration Application


(this is not a two-port model for this CE with R_E application)




Characteristics:

- Analysis would simplify if g₀ were set to 0 in model
- Gain can be accurately controlled with resistor ratios
- Useful for reasonably accurate low gains
- Input impedance is high

Basic Two-Port Amplifier Gain Table



Basic Amplifier Application Gain Table



(not two-port models for the four structures)

Can use these equations only when small signal circuit is EXACTLY like that shown !!

Basic Amplifier Structures

- 1. Common Emitter/Common Source
- 2. Common Collector/Common Drain
- 3. Common Base/Common Gate
- 4. Common Emitter with R_E/ Common Source with R_S
- 5. Cascode (actually CE:CB or CS:CG cascade)
- 6. Darlington (special CC:CE or CD:CS cascade)

Will be discussed later

The first 4 are most popular

Why are we focusing on these basic circuits?

- 1. So that we can develop analytical skills
- 2. So that we can design a circuit
- 3. So that we can get the insight needed to design a circuit

Which is the most important?

Why are we focusing on these basic circuits?


- 1. So that we can develop analytical skills
- 2. So that we can design a circuit
- 3. So that we can get the insight needed to design a circuit

Which is the most important?

1. So that we can get the insight needed to design a circuit

- 2. So that we can design a circuit
- 3. So that we can develop analytical skills


CE and CS



More practical biasing circuits usually used

 R_{C} or R_{D} may (or may not) be load

- Large inverting gain
- Moderate input impedance for BJT (high for MOS)
- Moderate output impedance
- Most widely used amplifier structure




More practical biasing circuits usually used

 R_E or R_S may (or may not) be load

- Gain very close to +1 (little less)
- High input impedance for BJT (high for MOS)
- Low output impedance
- Widely used as a buffer






More practical biasing circuits usually used


 $R_{\rm C}~{\rm or}~R_{\rm D}$ may (or may not) be load

- Large noninverting gain
- Low input impedance
- Moderate (or high) output impedance
- Used more as current amplifier or, in conjunction with CD/CS to form two-stage cascode




- Gain can be accurately controlled with resistor ratios
- Useful for reasonably accurate low gains
- Input impedance is high

Basic Amplifier Characteristics Summary




Cascaded Amplifiers




- Amplifier cascading widely used to enhance gain
- Amplifier cascading widely used to enhance other characteristics and/or alter functionality as well
 e.g. (R_{IN}, BW, Power, R_O, Linearity, Impedance Conversion...)

Cascaded Amplifier Analysis and Operation



• Systematic Methods of Analysis/Design will be Developed

One or more couplings of nonadjacent stages




Less Common

Analysis Generally Much More Involved, Use Basic Circuit Analysis Methods

Cascaded Amplifier Analysis and Operation

Adjacent Stage Coupling Only



• Systematic Methods of Analysis/Design will be Developed


Case 1: All stages Unilateral

Case 2: One or more stages are not unilateral

Repeat from earlier discussions on amplifiers

Cascaded Amplifier Analysis and Operation

Case 1: All stages Unilateral




Accounts for all loading between stages !

Cascaded Amplifier Analysis and Operation


Case 2: One or more stages are not unilateral

Standard two-port cascade




Analysis by creating new two-port of entire amplifier quite tedious because of the reverse-gain elements

Right-to-left nested R_{inx}, A_{VKX} approach






Determine the voltage gain of the following circuit in terms of the smallsignal parameters of the transistors. Assume Q_1 and Q_2 are operating in the Forward Active region and $C_1...C_4$ are large.




In this form, does not look "EXACTLY" like any of the basic amplifiers !





Will calculate A_V by determining the three ratios (not voltage gains of dependent source):

$$\mathsf{A}_{\mathsf{V}} = \frac{v_{\mathsf{out}}}{v_{\mathsf{in}}} = \frac{v_{\mathsf{out}}}{v_{\mathsf{B}}} \frac{v_{\mathsf{B}}}{v_{\mathsf{A}}} \frac{v_{\mathsf{A}}}{v_{\mathsf{in}}} = \mathsf{A}_{\mathsf{V2}} \mathsf{A}_{\mathsf{V1}} \mathsf{A}_{\mathsf{V0}}$$




 $R_{in2} \cong \beta R_7$






 R_{in2}


$$R_{in2} \cong \beta R_7$$




$$A_{V2} = \frac{v_{out}}{v_{B}} \cong -\frac{R_{6}//R_{8}}{R_{7}}$$
$$R_{in2} \cong \beta R_{7}$$











$$A_{V0} = \frac{v_{A}}{v_{in}} \cong \frac{R_{1} / / R_{2} / / R_{in1}}{R_{S} + R_{1} / / R_{2} / / R_{in1}}$$



Thus we have


Formalization of cascade circuit analysis working from load to input: (when stages are unilateral or not unilateral)



R_{ink} includes effects of all loading Must recalculate if any change in loading Analysis systematic and rather simple

$$\frac{\boldsymbol{v}_{\text{OUT}}}{\boldsymbol{v}_{\text{IN}}} = \frac{\boldsymbol{v}_{1}}{\boldsymbol{v}_{1}} \frac{\boldsymbol{v}_{2}}{\boldsymbol{v}_{1}} \frac{\boldsymbol{v}_{3}}{\boldsymbol{v}_{2}} \frac{\boldsymbol{v}_{\text{OUT}}}{\boldsymbol{v}_{3}}$$


This was the approach used in analyzing the previous cascaded amplifier



Observation: By working from the output back to the input we were able to create a sequence of steps where the circuit at each step looked EXACTLY like one of the four basic amplifiers. Engineers often follow a design approach that uses a cascade of the basic amplifiers and that is why it is often possible to follow this approach to analysis.

Two other methods could have been used to analyze this circuit


What are they?



Two other methods could have been used to analyze this small-signal circuit

1. Create a two-port model of the two stages

(for this example, since the first-stage is unilateral, the two-port cascade analysis is rather easy)



Two other methods could have been used to analyze this circuit

2. Put in small-signal model for Q_1 and Q_2 and solve resultant circuit

(not too difficult for this specific example but time consuming)



Stay Safe and Stay Healthy !

End of Lecture 32